I"m trying to create a circuit chart that synchronizes to the Mealy chart I produced for the following problem, however I"m not sure how numerous flip-flops I should use.

You are watching: How many flip flops per state


A data present receives serial data the 1 bit, synchronised through a clock pulse. Produce a Mealy State diagram that:

Starts from an initial state (IS).Outputs xy = 01 when it recognises the bit-sequence 1001 and returns to IS.Outputs xy = 10 when it recognises the bit-sequence 011 and returns to IS.In any kind of other case, the mechanism should return xy = 00.

Mealy diagram (Corrected):(This is the chart I came up with)


Based top top the Mealy diagram above, I would certainly say 3 flip-flops room needed, because 100 demands 3 bits to be represented. Is there, however, a means to implement it through less? If so, why?

digital-logic flipflop chart state-machines
point out
edited jan 17 "18 in ~ 15:47
asked january 17 "18 in ~ 10:50
include a comment |

2 answers 2

energetic oldest Votes
\$ n \$ flip-flops can represent \$ 2^n \$ states. The variety of bits required to represent all the claims will be the variety of flip-flops needed to implement that state machine. So for this state diagram, 4 flip-flops are needed due to the fact that one that the says is 1001, which demands 4 bits. However through state reduction techniques like row corresponding method, succeeding partitioning method, implicitly chart, and also state assignment/encoding techniques, no. Of claims (and no.of bits/state) come implement a state maker can it is in reduced. In turn no. Of flip-flops essential are reduced.

edited january 17 "18 in ~ 12:47
answered january 17 "18 in ~ 12:29

Mitu RajMitu Raj
9,79044 yellow badges1717 silver badges4242 bronze badges
| present 2 an ext comments
The names of the states do not recognize the number of FFs required. The number counts on how plenty of states over there are and what sort of encoding you pick to use (e.g., binary vs. One-hot). Binary encoding needs \$\lceillog_2N\rceil\$ FFs, if one-hot needs \$N\$ FFs.

A Mealy device also needs a FF for each output.

In any kind of case, your diagram is incorrect. It just recognizes the sequences 10011 and 0111. It likewise fails to uncover either the the order if the initial bit is not correct — for example, the succession 11011 has 011, but your an equipment won"t uncover it.

edited jan 17 "18 at 12:46
answered january 17 "18 at 12:30

Dave TweedDave Tweed
162k1616 gold badges215215 silver- badges368368 bronze badges
add a comment |

your Answer

Thanks for contributing response to electric Engineering stack Exchange!

Please be sure to answer the question. Carry out details and also share your research!

But avoid

Asking because that help, clarification, or responding to various other answers.Making statements based on opinion; back them increase with referrals or personal experience.

Use MathJax to layout equations. MathJax reference.

To discover more, see our tips on writing great answers.

See more: Which Of The Following Most Likely Indicate A Trafficking In Persons Situation?

Draft saved
Draft discarded

Sign increase or log in in

sign up using Google
authorize up making use of Facebook
authorize up utilizing Email and also Password

Post together a guest

email Required, however never shown

Post together a guest


Required, however never shown

short article Your prize Discard

By click “Post your Answer”, you agree to our terms of service, privacy policy and cookie policy

The Overflow Blog
Featured on Meta
exactly how do i implement a basic finite state an equipment with 2 T flip-flops?
Mealy Safety device with 2 entry
exactly how do I uncover the truth Table for Mealy State Machine?
Mealy FSM using T flip flops
making a state maker to recognize if input was high precisely 2 times in last 4 clocks
2 sequence detector using state equipments
utilizing 2 Data upper and lower reversal Flops to create an up counter from 0 come 3 and also repeats
just how to produce a state shift table because that a Mealy device
having trouble with deriving the state diagram for an exam trouble
sequential synchronous circuit
warm Network concerns much more hot inquiries

question feed
subscribe to RSS
question feed To i ordered it to this RSS feed, copy and paste this URL right into your RSS reader.


electric Engineering
ridge Exchange Network
site design / logo © 2021 ridge Exchange Inc; user contributions license is granted under cc by-sa. Rev2021.9.24.40305

Electrical design Stack Exchange works ideal with JavaScript enabled

your privacy

By clicking “Accept all cookies”, friend agree ridge Exchange have the right to store cookies on your machine and disclose details in accordance v our Cookie Policy.